Sigma-Delta Modulators for Analog-to-Digital & Digital-to-Analog Conversion: A Review
Sigma-Delta Modulators for A/D and D/A Conversion: A Review
Keywords:
Sigma-delta modulator (SDM), Multi-stage noise shaping (MASH), Oversampling ratio (OSR), Noise transfer function (NTF), Error feedback modulator (EFM)Abstract
Analog-to-digital and digital-to-analog converters manifest a very imperative role in many applications where data is interfaced with real analog world. The occurrence of some problems like jitter, quantization errors, integral nonlinearity and conversion time reduces the performance of both analog-to-digital (A/D) and digitalto-analog (D/A) converters. One of the most efficacious ways to combat these problems is the use of sigma-delta modulation. Sigma-delta modulators became very prominent due to their noise shaping characteristic in an analog-todigital and digital-to-analog conversion. A fundamental structure, noise shaping techniques and different architectures of sigma-delta modulators along with comparative analysis are discussed in this review paper.
References
M. Mikhemar, M. Kahrizi, C. Leete, B. Pregardier, N. Vakilian, A. Abdolhamid, M. Vadipour, P. Ye, J. Chiu, B. Saeidi, G. Theodoratos, M. Nariman, Y. Chang, B. Mohammadi, F. Etemadi, B. Nourani, A. Tarighat, P. Mudge, Z. Zhou, N. Liu, C. Guan, K. Juan, R. Magoon, M. Rofougaran, and A. Rofougaran, A Rel-12 2G/3G/LTE-Advanced 3CC Cellular Receiver, IEEE Journal of Solid-State Circuits, 51 (5): 1066-1079 (2016).
A. Homayoun, and B. Razavi, A low-power CMOS receiver for 5 GHz WLAN, IEEE Journal of SolidState Circuits, 50 (3): 630–643 (2015).
A. Mesgarani, H. Sadeghi, and S. Ay, ContinuousTime/Discrete-Time (CT/DT) Cascaded SigmaDelta Modulator for High Resolution and Wideband Applications, 2010 IEEE Workshop on Microelectronics and Electron Device, Boise, ID: 1-4 (2010).
J. Chiang, T. Chang, and P.Chou, Cascaded Feedforward Sigma-delta Modulator for Wide Bandwidth Applications, ICECS 2001 8th IEEE International Conference on Electronics, Circuits, and Systems (Cat. No.01EX483), Malta: 1039-1042 (2001).
L. Hongyi, W. Yuan, J. Song, and Z. Xing, An improved single-loop sigma–delta modulator for GSM applications, Journal of Semiconductors, 32 (9): 1-8 (2011).
K. Cho, and S. Woo, A 6-mW, 70.1 –db SNDR, and 20-MHZ BW Continous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25 (5): 17421755 (2017).
Y. Li, S. Wang, H. Wu, and J. Luo, Analysis and Design of a Multi-bit Sigma-Delta Modulator for Chromatography Application, 2014 IEEE International Conference on Progress in Informatics and Computing, Shanghai: 290-293 (2014).
L. Somappa, and M. S. Baghini, A Compact Fully Passive Loop Filter-Based Continuous Time Δ Σ Modulator for Multi-Channel Biomedical Applications, IEEE Transactions on Circuits and Systems I: Regular Papers: 1-10 (2019).
A. Alone, and Sonika, A Survey on SNR Limit for different order of Quantizer bit of Sigma Delta Modulator, IJAREEIE, 2 (2): 895-900 (2013).
G. Majid, H. Aghayie, and V. Reza, A Novel Hybrid Continuous Time / Discrete Time Multi Stage Noise Shaping Structure Dedicated to MEMS Based Accelerometer, RJRS, 4 (2): 48-54(2015).
R. Scheier, and G. Temes, Understanding DeltaSigma Data Converters. Wiley- IEEE Press, 1st edition (2004).
T. Kaneko, Y. Kimura, K. Hirose, M. Miyahara, and A. Matsuzawa, A 76-dB-DR 6.8-mW 20-MHz Bandwidth CT ΔΣ ADC with a High-linearity Gm-C Filter, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference. Lausanne, Switzerland: 253-256 (2016). 13. F. Chen, X. Li, and M. Kraft, Electromechanical Sigma-Delta Modulators (∑∆ M) Force Feedback Interfaces for Capacitive MEMS Insertial Sensors: A Review, IEEE Sensors Journal, 16(17): 64766495 (2016).
S.R Norsworthy, R. Schreier, and G. C. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation. Wiley-IEEE Press (1997).
S. Woo, and J. Cho, A Switched-Capacitor Filter with Reduced Sensitivity to Reference Noise for Audio-Band Sigma–Delta D/A Converters, IEEE Transactions on Circuits and Systems II: Express Briefs, 63(4): 361-365 (2016).
R. Bathri, and P. Parashrar, Designing and FFT Analysis of Sigma Delta Converter using SPICE, IJSRD, 4(4): 97-101 (2016).
A.V.J Prakash, B.R Jose, J. Mathew, and B. A. Jose, A Differential Quantizer based Error Feedback Modulator for Analog to Digital Converters, IEEE Transactions on Circuits and Systems II: Express Briefs, 65(1):21-25 (2018).
Z. Ye, and M.P.Kennedy, Hardware reduction in digital MASH delta-sigma modulators via error masking, Ph.D. Research in Microelectronics and Electronics. Istanbul: 241-244 (2008).
H.A Spang, and P.Schulteiss, Reduction of quantization noise by use of feedback, IRE Transactions on Communications Systems, 10 (4): 373-380. (1962).
F. Colodro, A. Torralba, and J. L. Mora, Digital Noise-Shaping of Residues in Dual-Quantization Sigma–Delta Modulators, IEEE Transactions on Circuits and Systems—I: Regular Papers, 51(2): 225-232 (2004).
H. Pakniat, and M. Yavari, Dual Quantization Continuous Time ΣΔModulators with spectrally shaped Feedback, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, Beirut: 414-417 (2011).
A. Bafandeh, and M. Yavari, Digital Calibration of Amplifier Finite DC Gain and Gain Bandwidth in MASH ΣΔ Modulators, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, 63 (4): 321-325 (2016).
L.J.O Gerasta, P.H Duque, and J. D. B. Mangali, 2-1, 2-2 and 2-1-1 MASH Delta-Sigma Modulator for 18-Bit Audio Digital to analog converter, International Journal of Electronics and Electrical Engineering, 3(1): 44-49 (2015).
A. Gharbiya, and D. A. Johns, A 12-bit 3.125 MHz Bandwidth 0–3 MASH Delta-Sigma Modulator, IEEE Journal of Solid-State Circuits, 44(7): 20102018 (2009).
N. Maghari, S. Kwon, and U. Moon, 74 dB SNDR Multi-Loop Sturdy-MASH Delta-Sigma Modulator Using 35 dB Open-Loop Opamp Gain, IEEE Journal of Solid-State Circuits, 44 (8): 2212-2221(2009).
W. Jin, and K. Pun, A DEM-Free Sturdy MASH Delta-Sigma Modulator with a Highly-Linear Trilevel DAC, 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), Xi'an, China:1-2 (2019).
T.C Leslie, and B. Singh, An Improved Sigma-Delta Modulator Architecture, 1990 IEEE International Symposium on Circuits and Systems (ISCAS), New Orleans, LA, USA (1): 372-375 (1990).
T.L Brooks, D.H Robertson, D.F Kelly, D.A Muro, and S.W. Harston, A Cascaded Sigma-Delta Pipeline A/D Converter with 1.25 MHz signal Bandwidth and 89 dB SNR, IEEE Journal of Solid-State Circuits, 32 (12), 1896-1906 (1997).
O. Rajaee, and U. Moon, Enhanced Multi-bit DeltaSigma Modulator with TwoStep Pipeline Quantizer, 2008 IEEE International Symposium on Circuits and Systems, Seattle: 1212-1215 (2008).
A.R Goojani, and M. T. Sani, Digital Background Calibration for Binary DACs in Continuous Time Delta Sigma Modulators, 2019 27th Iranian Conference on Electrical Engineering (ICEE), Yazd, Iran: 388-392 (2019).
F. Gerfers, and M. Ortmanns, Continuous-time Sigma-delta A/D conversion: fundamentals, performance limits and robust implementations, Springer, 1st edition (2006).
J. Candy, and A. Huynh, Double interpolation for digital-to-analog conversion, IEEE Transactions on Communications, 34(1):77-81(1986).
G. Cauwenberghs, Blind online digital calibration of multi-stage Nyquist-rate and oversampled A/D converters, 1998 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA (1): 508-511 (1998).
J. Chiang, and T.Chang, Novel Wideband Cascaded Sigma-DeltaModulator with Digital on-Line Calibration, 6th WSEAS International Multiconference on Circuits, Systems, Communications and Computers. Crete, Greece (2002).
Q. Lu, and X. Liu, A fourth-order cascaded full feed-forward sigma-delta modulator, 2012 International Conference on Opto electronics and Microelectronics, Changchun, Jilin: 466-469 (2012).
W. Lancioni, P. Petrashin, L. Toledo, C. Vazquez, J. Castagnola, and F. C. Dualibe, OBT applied to a 2nd order continuous time Feedforward Sigma Delta modulator, 2019 IEEE Latin American Test Symposium (LATS), Santiago, Chile: 1-4 (2019).
T. Wang, Y. Lin, and C. Liu, A 0.022 mm 98.5 dB SNDR Hybrid Audio Modulator with Digital ELD Compensation in 28nm CMOS, IEEE Journal of Solid-State Circuits, 50(11):2655-2664 (2015).
J. Garcia-Sanchez, and J. Rosa, Multirate Downsampling Hybrid CT/DT Cascade SigmaDelta Modulators, IEEE Transactions on Circuits and Systems I: Regular Papers, 59 (2): 285-294 (2012).
K. Ijaz, K. Khokhar, M. Adnan, and A.Saeed, A Novel First Order Dithered Hybrid MASH-EFM with Cancellation Transfer Function Sigma-Delta Modulator for Eight-bit Audio DAC, Proceedings of the Pakistan Academy of Sciences, 55(1): 81-95 (2018).
P. Kiss, J. Arias, D. Li, and V. Boccuzzi, Stable high-order delta-sigma digital-to-analog converters, IEEE transactions on circuits and systems–i: regular papers, 51(1): 200–205 (2004).
B. Fitzgibbon, M. Kennedy, and F. Maloberti, Hardware Reduction in Digital Delta-Sigma Modulators via Bus-Splitting and Error Masking— Part II: Non-Constant Input, IEEE transactions on circuits and Systems—I: regular papers, 59(9): 1980-1991(2012).
M. Wang, Error feedback structure for delta-sigma modulators with improved stability. United States Patent. US 6956513B1 (2005).
M. Sohel, K. Reddy, and S.A. Sattar, A 2.7-mW 145dB-SQNR Sigma delta modulator, 2012 IEEE International Conference on Advanced Communication Control and Computing Technologies (ICACCCT), Ramanathapuram: 175178 (2012).
M. Lee, and S.Cho, 3rd order Sigma-delta modulator with delayed feed-forward path for low-power applications, Recent Advances in Electrical and Electronic Engineering: 121-126 (2014). 45. R. S Rajan, and S. Pavan, Design Techniques for Continuous-Time ΔΣ Modulators with Embedded Active Filtering, IEEE Journal of Solid-State Circuits, 49 (10): 2187-2198 (2014).
R. S Rajan, and S. Pavan, Design Techniques for Continuous-Time ΔΣ Modulators with Embedded Active Filtering, IEEE Journal of Solid-State Circuits, 49 (10): 2187-2198 (2014).
C. Zorn, T. Bruckner, M. Ortmanns, and W. Mathis, State scaling of continuous-time sigma-delta modulators. Advances in Radio Science: 119-123 (2013).
S. Azzouni, N. Khitouni, and M. S. Bouhlel, Excess loop delay compensation techniques in continuoustime ΔΣ modulators, 2019 International Conference on Advanced Systems and Emergent Technologies (IC_ASET), Hammamet, Tunisia: 279-283 (2019).
Q. Meng, K. Lee, T. Sugimoto, K. Hamashita, K. Takasuka, S. Takeuchi, U. Moon, and G.Temes, A 0.8V, 88dB Dual-Channel Audio ΣΔ DAC with Headphone Driver, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Paper, .Honolulu, HI: 53-54 (2006).
K. Wong, K. Lei, S. U, and R.P. Martins, A 1-V 90dB DR AudioStereo DAC with embedding Headphone Driver, APCCAS2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems, Macao: 1160-1163(2008).
H. Li, Y. Wang, S. Jia, and X. Zhang, Novel Singleloop multi-bit Sigma-delta modulator using OTA sharing technique without DEM, IEICE Electronics Express, 8 (24): 2041-2047 (2011). 51. N. B Ameur, and M. Loulou, A 24-Bit, 8.1-MS/s D/A Converter for Audio Baseband Channel Applications, World Academy of Science, Engineering and Technology, International Journal of Electronics and Communication Engineering, 2 (5): 887-895 (2008).
H. Zhang, J. Zhang, and M. Ren, A 4th-Order Lowdistortion Low-pass ΣΔ Modulator Using TimingSharing Technique, International Journal of Signal Processing, Image Processing and Pattern Recognition (IJSIP), 8(9): 167-174 (2015).
S. Kwon, and U. Moon, A High-Speed Delta-Sigma Modulator with Relaxed DEM Timing Requirement, 2007 IEEE International Symposium on Circuits and Systems, New Orleans, LA: 733-736 (2007). 54. Y. Hasanpour, E.N Aghdam, and V. Sabouhi, Dynamic Element Matching Using Simultaneity Tow Different Techniques for Multibit Delta Sigma Modulator, 2011 19th Iranian Conference on Electrical Engineering. Tehran, Iran: 1-5 (2011). 55. C. Dong, T. Lu, Z. Wang, and L. Zhou, A multibit sigma-delta modulator and new DWA used in an audio DAC, 2nd International Conference on Computer Technology and Development, Cairo: 429-431 (2010). 56. A. Lavzin, M. Kozak, and E. G. Friedman, A higherorder mismatch-shaping method for multi-bit Sigma-Delta Modulators, 2008 IEEE International SOC Conference, Newport Beach, CA: 267-270 (2007).
M. Aboudina, and B. Razavi, A new DAC mismatch shaping techniquefor sigma–delta modulators, IEEE Transactions on Circuits And Systems—II: Express Briefs. 57(12): 966-970 (2010).
T. Shui, R. Schreier, and F. Hudson, MismatchShaping DAC For lowpass and Bandpass Multi-Bit Delta-Sigma Modulators, 1998 IEEE International Symposium on Circuits and Systems (ISCAS), Monterey, CA: 352-355 (1998).
K. V Manoj, 16-Bit 2nd Order Incremental FeedForward Sigma-delta Modulator, International Journal of Industrial Electronics and Electrical Engineering, (4): 45-49(2016).
C. Chiang, and L. Lin, A CMOS Fish Freshness to Continuous-Time Incremental Sigma-Delta Modulator for Monitoring Fish Freshness in Fish Markets, 2019 IEEE International Conference on Mechatronics and Automation (ICMA), Tianjin,China: 626-630 (2019).
